| |
|
|
|
« back to Press Releases
main
Berkeley
Design Automation Authors Win 46th Design Automation Conference
Best Paper Award
Selection Highlights
Company's Technology Leadership in Analog, Mixed-Signal, and RF
Verification
Design Automation Conference 2009
SANTA CLARA,
CA, — August 5, 2009— Berkeley Design Automation Inc.,
provider of the Analog FastSPICE™ unified circuit verification
platform for advanced analog, mixed-signal, and RF integrated circuits
(ICs), today announced that the 46th Design Automation Conference
(DAC), the electronic design automation (EDA) industry’s premier
annual conference and exhibition, awarded Best Paper honors to Amit
Mehrotra, CTO, Berkeley Design Automation and Abhishek Somani, Senior
Member of Technical Staff, Berkeley Design Automation.
The winning paper, “A Robust and Efficient Harmonic Balance (HB)
Using Direct Solution of HB Jacobian”, by Berkeley Design
Automation authors, describes a novel direct solver harmonic balance
simulation approach that is significantly faster than traditional
Krylov solver harmonic balance simulation approaches for highly
nonlinear circuits. Berkeley Design Automation will offer the
technology as part of an upcoming release of its Analog FastSPICE
platform.
“Of the 148 technical papers presented at the 46th DAC, 7 were
nominated as best paper award candidates by the Technical Program
Committee,” said Patrick Groeneveld, Technical Program co-chair,
46th DAC. “A committee of select experts has carefully reviewed
these papers and has also attended the presentations at DAC. We
traditionally pick two best papers awards each year. In 2009 one paper
clearly stood out, so the committee selected it as the single best
paper award winner.”
The Analog FastSPICE platform is the industry’s only unified
circuit verification platform for analog, mixed-signal, and RF design.
It is a single executable that uses advanced algorithms and numerical
analysis to rapidly solve the full-circuit matrix and original device
equations without any shortcuts. AFS Platform tools include: AFS Nano
SPICE simulator, Analog FastSPICE circuit simulator, Noise Analysis
Option™ device noise analyzer, and RF FastSPICE™ multi-tone
periodic analyzer.
“We are honored to have Amit and Abhishek receive the Best Paper
Award from the 46th Design Automation Conference,” said Ravi
Subramanian, CEO of Berkeley Design Automation. “Innovation is a
fundamental value at Berkeley Design Automation. This award is a clear
recognition of our leadership in solving the toughest analog,
mixed-signal, and RF verification problems for our customers in the
electronics industry.”
About
Berkeley
Design Automation
Berkeley Design Automation, Inc. is the
recognized leader in advanced analog, mixed-signal, and RF (AMS/RF)
verification. Its Analog FastSPICE unified circuit verification
platform combines the accuracy, performance, and capacity needed to
verify GHz designs in nanometer-scale silicon. Design teams from top-10
semiconductor companies to leading startups use the AFS Platform to
efficiently verify AMS/RF circuits. Founded in 2003, the company has
received several industry awards in recognition of its technology
leadership and impact on the electronics industry. The company is
privately held and backed by Woodside Fund, Bessemer Venture Partners,
Panasonic Corporation, NTT Finance Corporation, and IT-Farm
Corporation. For more information, see http://www.berkeley-da.com.
Analog FastSPICE, AFS Nano, Noise Analysis Option, RF FastSPICE, PLL
Noise Analyzer, WaveCrave, and Precision Circuit Analysis are
trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA
are registered trademarks of Berkeley Design Automation, Inc. Any other
trademarks or trade names mentioned are the property of their
respective owners.
PR for Berkeley
Design
Automation – Cayenne Communication LLC
Michelle
Clancy, 252-940-0981, michelle.clancy@cayennecom.com
|
|
|
