banner
home company products applications customer news & events support jobs contact us
 
Home > Products > Datasheets/White Papers
    IEEE Publications
     
 
AFS Platform
 
  AFS Circuit Simulator
AFS Transient Noise
AFS RF Analysis
  AFS Nano
  AFS WaveCrave
   
Technology Overview
 
  Comparing Simulators
  Evaluating Simulators
  Summary Scorecard
   
Downloads
 
  White Papers
  Application Articles
  Datasheets
   
Request Evaluation
 


Copyright © 2010 IEEE

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Berkeley Design Automation's products or services.  Internal or personal use of this material is permitted.  However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org.

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

A Robust and Efficient Harmonic Balance (HB) Using Direct Solution of HB Jacobian
Amit Mehrotra and Abhishek Somani, Winner of DAC 2009 Best Paper Award
Reprinted from the Proceedings of the 2009 Design Automation Conference

Noise Analysis of Phase-Locked Loops
Amit Mehrotra
IEEE Transactions On Circuits And Systems—I, Vol. 49, No. 9, September 2002

Analysis of Jitter in Phase-Locked Loops
David C. Lee
IEEE Transactions On Circuits And Systems—II, Vol. 49, No. 11, November 2002





 
           
  home | company | products | applications | customers | news & events | support | jobs | contact us | site map
  © 2011 Berkeley Design Automation